###
DOI:
计算机系统应用英文版:2013,22(11):204-208,217
本文二维码信息
码上扫一扫!
用于加解密流程控制的协处理器
(1.公安部第一研究所, 北京 100048;2.杭州电子科技大学 微电子CAD所, 杭州 310018;3.浙江大学 超大规模集成电路设计研究所, 杭州 310027;4.杭州中天微系统有限公司, 杭州 310012)
Coprocessor Applied for Encryption and Decryption Flow Control
(1.The First Research Institute of the Ministry of Public Security, Beijing 100048;2.Institute of Microelectronics CAD, Hangzhou Dianzi University, Hangzhou 310018;3.Institute of VLSI Design, Zhejiang University, Hangzhou 310027;4.C-Sky Microsystems CO. LTD., Hangzhou 310012)
摘要
图/表
参考文献
相似文献
本文已被:浏览 1465次   下载 3156
Received:April 23, 2013    Revised:July 01, 2013
中文摘要: 本文设计与实现了一种专用于加解密流程控制的协处理器. 协处理器根据特定的应用需求, 自定义了一种精简的8位指令集, 同时采用与SoC系统一致的32位数据位宽设计. 协处理器采用三级流水线设计, 数据旁路的设计解决了流水线中的数据冒险. 通过与加解密算法IP联合测试仿真, 验证了协处理器能够灵活地完成加解密流程控制工作. 通过SM1加密实验, 证明了协处理器能够提供较主处理器更好的性能, 同时释放大量的主处理器资源, 显著提高了SoC的性能. 最后DC综合结果显示, 该协处理器只占用了很小面积.
Abstract:A coprocessor specially applied for encryption and decryption flow control was designed. According to the specific application requirement, a kind of reduced 8-bit width instruction set was designed with 32-bit data width design compliant to SoC system. The coprocessor adopted 3 stage pipeline design with data bypass design to prevent data hazards. Joint test with secure IPs showed that the coprocessor could control the encryption and decryption flow flexibly. Experiments on SM1 encryption proved that the coprocessor could provide better performance than the main processor and release main processor resources. The Design Compiler synthesis result showed the coprocessor occupied only a small area.
文章编号:     中图分类号:    文献标志码:
基金项目:
引用文本:
王剑非,马德,黄凯杰,陈亮,黄凯,葛海通.用于加解密流程控制的协处理器.计算机系统应用,2013,22(11):204-208,217
WANG Jian-Fei,MA De,HUANG Kai-Jie,CHEN Liang,HUANG Kai,GE Hai-Tong.Coprocessor Applied for Encryption and Decryption Flow Control.COMPUTER SYSTEMS APPLICATIONS,2013,22(11):204-208,217