Optimization of Image Filtering Library for High-Performance DSP
CSTR:
Author:
  • Article
  • | |
  • Metrics
  • |
  • Reference [14]
  • |
  • Related [20]
  • | | |
  • Comments
    Abstract:

    Filter functions play a significant role in image processing. The traditional implementation method takes the window as the processing unit, whose size is so small that the pipeline is interrupted frequently. This paper proposes an optimization method of algorithm slicing to settle this problem. First, the filtering algorithm is sliced so that each slice processes one pixel in the filter window. Then, the effective processing range is calculated from the position of the pixel in the filter window to remove the complex conditional judgment of the edge of the image. Finally, the software pipeline is carried out in the column direction, allowing the pipeline to repeat a large number of identical instruction sequences. Combined with BWDSP 1042 special instructions and hardware logic, the median filter and other image filtering functions are optimized. The experimental results show that the performance of the entire image filtering functions is improved by more than 51 times in the four-cluster pipeline mode.

    Reference
    [1] Lim JS. Two-Dimensional Signal and Image Processing. New Jersey: Prentice Hall, 1990.
    [2] Li YQ, Su GD. Design of high speed median filter based on neighborhood processor. 2015 6th IEEE International Conference on Software Engineering and Service Science (ICSESS). Beijing, China. 2015. 648-651.
    [3] 金龙, 王洪元, 张继, 等. 实时DSP图像处理高斯滤波优化. 制造业自动化, 2014, 36(12): 63-66.
    [4] Badamchizadeh MA, Aghagolzadeh A. Comparative study of unsharp masking methods for image enhancement. Third International Conference on Image and Graphics (ICIG'04). Hong Kong, China. 2004. 27-30.
    [5] Gonzalez RC, Woods RE. Digital Image Processing. 3rd ed. New Jersey: Prentice-Hall, 2006: 166-213.
    [6] Maheshwari R, Rao SSSP, Poonacha PG. FPGA implementation of median filter. Proc. of the Tenth International Conference on VLSI Design, 1997. Hyderabad, India. 1997. 523-524.
    [7] Benkrid K, Crookes D, Benkrid A. Design and implementation of a novel algorithm for general purpose median filtering on FPGAs. IEEE International Symposium on Circuits and Systems, 2002. ISCAS 2002. Phoenix-Scottsdale, AZ, USA. 2002. 4. IV-425-IV-428.
    [8] 雷涛, 周进, 吴钦章. DSP实时图像处理软件优化方法研究. 计算机工程, 2012, 38(14): 177-180. [DOI:10.3969/j.issn.1000-3428.2012.14.053]
    [9] 雷涛, 曹晓伟, 吴钦章. 实时DSP图像处理空间低通滤波模块优化. 光电工程, 2012, 39(5): 116-120.
    [10] 黄德天, 陈建华. DSP图像处理的程序优化. 中国光学与应用光学, 2009, 2(5): 452-459.
    [11] Eyre J, Bier J. The evolution of DSP processors. IEEE Signal Processing Magazine, 2000, 17(2): 43-51. [DOI:10.1109/79.826411]
    [12] 洪一, 方体莲, 赵斌, 等. “魂芯一号”数字信号处理器及其应用. 中国科学: 信息科学, 2015, 45(4): 574-586.
    [13] 甄扬, 顾乃杰, 叶鸿. 数字信号变换函数在多簇VLIW DSP上的优化. 计算机工程, 2016, 42(3): 47-52.
    [14] 齐广玉, 张功萱. 超标量、超流水处理机的性能分析. 小型微型计算机系统, 1996, 17(9): 25-30.
    Cited by
    Comments
    Comments
    分享到微博
    Submit
Get Citation

郑晓松,顾乃杰,叶鸿.面向高性能DSP的图像滤波库优化.计算机系统应用,2017,26(12):124-129

Copy
Share
Article Metrics
  • Abstract:1456
  • PDF: 2514
  • HTML: 0
  • Cited by: 0
History
  • Received:March 15,2017
  • Revised:April 05,2017
  • Online: December 07,2017
Article QR Code
You are the first990387Visitors
Copyright: Institute of Software, Chinese Academy of Sciences Beijing ICP No. 05046678-3
Address:4# South Fourth Street, Zhongguancun,Haidian, Beijing,Postal Code:100190
Phone:010-62661041 Fax: Email:csa (a) iscas.ac.cn
Technical Support:Beijing Qinyun Technology Development Co., Ltd.

Beijing Public Network Security No. 11040202500063