CMFSim: A Highly Configurable and Extensible Cache Microarchitecture Functional Simulator
CSTR:
Author:
  • Article
  • | |
  • Metrics
  • |
  • Reference [16]
  • |
  • Related [20]
  • | | |
  • Comments
    Abstract:

    As an effective strategy to improve the efficiency for CPU reading and writing, and to fill the speed gap between CPU and the main memory, the cache in CPU makes the best of the locality theory by storing the latest or the most frequently used data. It dominates the performance of a CPU, and the microarchitecture of the cache, however, dominates the cache performance. The modern advanced cache commonly constructed with very complicated structures, contain multiple cache strategies, hardware algorithm and multi-level design, making it expensive to design and verify directly with hardware for time as well as money. Thus, it is far-reaching to simulate the hardware microarchitecture by software modeling. Cache microarchitecture simulator exactly assists the design or the evaluation of an excellent cache. In this article, a highly configurable and extensible cache microarchitecture functional simulator CMFSim is developed on the basis of hardware structure. It implements the common cache strategies and hardware algorithm, which can conveniently simulate the cache microarchitecture for the given configuration and analyze the performance with the specified parameters.

    Reference
    [1] González A, Latorre F, Magklis G. Processor Microarchitec ture: An Implementation Perspective. Morgan & Claypool, 2010.
    [2] Patterson DA. Computer Architecture: A Quantitative Approach. 5th ed. Morgan Kaufmann, 2011.
    [3] Binkert N, Beckmann B, Black G, et al. The gem5 simulator. ACM SIGARCH Computer Architecture News, 2011, 39(2): 1-7.[DOI:10.1145/2024716]
    [4] Loh GH, Subramaniam S, Xie YJ. Zesto: A cycle-level simulator for highly detailed microarchitecture exploration. Proc. of IEEE International Symposium on Performance Analysis of Systems and Software. Boston, MA, USA. 2009. 53-64.
    [5] Austin T, Larson E, Ernst D. SimpleScalar: An infrastructure for computer system modeling. Computer, 2002, 35(2): 59-67.[DOI:10.1109/2.982917]
    [6] Patel A, Afram F, Chen SF, et al. MARSS: A full system simulator for multicore x86 CPUs. Proc. of the 48th ACM/EDAC/IEEE Design Automation Conference. New York, NY, USA. 2011. 1050-1055.
    [7] Papamarcos MS, Patel JH. A low-overhead coherence solution for multiprocessors with private cache memories. ACM SIGARCH Computer Architecture News, 1984, 12(3): 348-354.[DOI:10.1145/773453]
    [8] Nguyen AT, Michael M, Sharma A, et al. The Augmint multiprocessor simulation toolkit for Intel x86 architectures. Proc. of 1996 IEEE International Computer Design: VLSI in Computers and Processors. Austin, TX, USA. 1996. 486-490.
    [9] Hsiao HC, King CT. MICA: A memory and interconnect simulation environment for cache-based architectures. Proc. of the 33rd Annual Simulation Symposium. Washington, DC, USA. 2000. 317-325.
    [10] Dan A, Towsley D. An approximate analysis of the LRU and FIFO buffer replacement schemes. Proc. of the 1990 ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems. Boulder, Colorado, USA. 1990.
    [11] Smith MB, Tresidder MJ. Pseudo-LRU cache memory replacement method and apparatus utilizing nodes. U.S., US5594886A. 1997-01-14.
    [12] Dubois M, Annavaram M, Stenström P. Parallel computer organization and design. Cambridge: Cambridge University Press, 2012.
    [13] Jacob B, Ng S, Wang D. Memory Systems: Cache, DRAM, Disk. Morgan Kaufmann, 2007.
    [14] Drepper U. What Every Programmer Should Know About Memory. Red Hat, Inc., 2007.
    [15] Rosenfeld P, Cooper-balis E, Jacob B. DRAMSim2: A cycle accurate memory system simulator. IEEE Computer Architecture Letters, 2011, 10(1): 16-19.[DOI:10.1109/L-CA.2011.4]
    [16] Luk CK, Cohn R, Muth R, et al. Pin: Building customized program analysis tools with dynamic instrumentation. Proc. of the 2005 ACM SIGPLAN Conference on Programming Language Design and Implementation. Chicago, IL, USA. 2005. 190-200.
    Cited by
    Comments
    Comments
    分享到微博
    Submit
Get Citation

宋双洋,赵姗,杨秋松. CMFSim:高可配可扩展的缓存微架构功能模拟器.计算机系统应用,2017,26(10):36-43

Copy
Share
Article Metrics
  • Abstract:1305
  • PDF: 2248
  • HTML: 0
  • Cited by: 0
History
  • Received:January 19,2017
  • Online: October 31,2017
Article QR Code
You are the first990409Visitors
Copyright: Institute of Software, Chinese Academy of Sciences Beijing ICP No. 05046678-3
Address:4# South Fourth Street, Zhongguancun,Haidian, Beijing,Postal Code:100190
Phone:010-62661041 Fax: Email:csa (a) iscas.ac.cn
Technical Support:Beijing Qinyun Technology Development Co., Ltd.

Beijing Public Network Security No. 11040202500063