Survey of Cache Techniques for Multicore Architecture
DOI:
CSTR:
Author:
Affiliation:

Clc Number:

Fund Project:

  • Article
  • |
  • Figures
  • |
  • Metrics
  • |
  • Reference
  • |
  • Related
  • |
  • Cited by
  • |
  • Materials
  • |
  • Comments
    Abstract:

    With the developing of multi-core techniques, concurrent processing and big-data operation are becoming more and more popular. Facing the complexity of program behavior and the large amount of input data, the cache system needs to explore more optimization opportunities. Improving the utizlization, efficiency and throughput of cache system is always the hotspot of architectural researches. This survey analyzes the inner details of cache techniques and concludes the important issues on multi-core cache optimization, like latency problem, capacity problem and sharing problem. Furthermore, this paper introduces some typical solutions for these issues, as well as the new techniques and new optimization aspects in recent researches. Finally, a description of possible developing directions is presented at the end of this survey.

    Reference
    Related
    Cited by
Get Citation

闵庆豪,张为华.多核缓存优化技术研究综述.计算机系统应用,2015,24(1):1-8

Copy
Share
Article Metrics
  • Abstract:
  • PDF:
  • HTML:
  • Cited by:
History
  • Received:April 21,2014
  • Revised:May 26,2014
  • Adopted:
  • Online: January 23,2015
  • Published:
Article QR Code
You are the firstVisitors
Copyright: Institute of Software, Chinese Academy of Sciences Beijing ICP No. 05046678-3
Address:4# South Fourth Street, Zhongguancun,Haidian, Beijing,Postal Code:100190
Phone:010-62661041 Fax: Email:csa (a) iscas.ac.cn
Technical Support:Beijing Qinyun Technology Development Co., Ltd.

Beijing Public Network Security No. 11040202500063