Hardware Implementation of PPU Based on FPGA
DOI:
CSTR:
Author:
Affiliation:

Clc Number:

Fund Project:

  • Article
  • |
  • Figures
  • |
  • Metrics
  • |
  • Reference
  • |
  • Related
  • |
  • Cited by
  • |
  • Materials
  • |
  • Comments
    Abstract:

    During the procedure of real–time image processing, FPGA is often utilized to preprocess the collected digital image. This project looks at how to process the Bayerdata, which comes from Micron MT9V112-1/6-Inch SOC VGA CMOS DIGITAL IMAGE SENSOR. The study first introduces the bad pixel correction of Bayerdata, the procedures of converting an image from the Bayer format, to an RGB888 format and RGB888 images denoising methods. The paper then examines the data from an image preprocessing module based on Verilog HDL via Matlab. The discovery demonstrates that this module can successfully process 640x480 pixels with desirable real-time results.

    Reference
    Related
    Cited by
Get Citation

朱喜,王玲,郑善贤,郭湘勇.基于FPGA的图像预处理单元的硬件实现.计算机系统应用,2010,19(10):68-70

Copy
Share
Article Metrics
  • Abstract:
  • PDF:
  • HTML:
  • Cited by:
History
  • Received:January 17,2010
  • Revised:March 20,2010
  • Adopted:
  • Online:
  • Published:
Article QR Code
You are the firstVisitors
Copyright: Institute of Software, Chinese Academy of Sciences Beijing ICP No. 05046678-3
Address:4# South Fourth Street, Zhongguancun,Haidian, Beijing,Postal Code:100190
Phone:010-62661041 Fax: Email:csa (a) iscas.ac.cn
Technical Support:Beijing Qinyun Technology Development Co., Ltd.

Beijing Public Network Security No. 11040202500063