AIPUB归智期刊联盟

WeChat

Mobile website

2025-4-3- 23
Home > Archive>Volume 19, Issue 8, 2010 >52-56
PDF HTML XML Export Cite reminder
Automated Circuit Design Methodology Using Decomposition Evolution
CSTR:
[cstr]
Author:
  • Article
    • | |
  • Metrics
    • |
  • Reference [13]
    • |
  • Related [20]
    • | | |
  • Comments
    Abstract:

    A Parallel and Recursive Decomposition algorithm is proposed. It divides the system into some simple ones regularly until the function is achieved. This decomposition process consequently dispense with human interference. The proposed algorithm regards the sought circuits as many parallel evolving subcomponents and utilizes the complementary of "elitists" during evolution to guide decomposition process. The experimental results show that it greatly enhances the efficiency and hit effort of evolving digital logic circuits.

    Reference
    1 Stoica A, Keymeulen D, Zebulum RS, Ferguson MI. On Two New Trends in Evolvable Hardware: Employment of HDL-based Structuring, and Design of Multi-functional Circuits. Proc. of the 2002 NASA/DOD Conference on Evolvable Hardware (EH 02),IEEE.56－59.
    2 赵曙光,杨万海.基于函数级FPGA原型的硬件内部进化.计算机学报, 2002,14(8):666－669.
    3 何国良,李元香,涂航,张伟,张大斌.演化硬件平台的数字电路仿真算法.系统仿真学报，2006,18(9): 2661－2664
    4 赵曙光,王宇平,杨万海,焦李成.基于多目标自适应遗传算法的逻辑电路门级进化方法.计算机辅助设计与图形学学报, 2004,16(4):402－406
    5 Miller JF, Job D, Vassilev VK. Principles in the evolutionary design of digital circuits-part I.Genetic Programming and Evolvable Machines.2000, 1(1):7－35.
    6 Bidlo M. Evolutionary Design of Generic Com- binational Multipliers Using Development. Proc. of 7th International Conference on Evolvable Systems:From Biology to Hardware, 2007, Springer-Verlag. 77－78.
    7 Vassilev VK, Miller JF. Scalability Problems of Digital Circuit Evolution Evolvability and Efficient Designs. Proc. of the 2nd NASA/DOD Workshop on Evolvable Hardware,2000.55－64.
    8 Stomeo E, Kalganova T, Lambert C. Generalized Disjunction Decomposition for Evolvable Hardware. IEEE Transactions on systems, man and cybernetics- partB:cybernetics, 2006,36(5):1024－1043.
    9 Torresen J. Evolving multiplier circuits by training set and training vector partitioning. Proc. of Fifth Int. Conf. on Evolvable Hardware (ICES),2003,Springer. 228－237.
    10 Kalganova T. Bidirectional incremental evolution in evolvable hardware. Proc. 2nd NASA/DoD Work- shop Evolvable Hardware,2000.65－74.
    11 Stomeo E, Kalganova T. Improving EHW Perfor- mance Introducing a New Decomposition Strategy. Proc. of the 2004 lEEE Conference on Cybernetics and Intelligent Systems, Singapore, 2004.439－444.
    12 Stomeo E, Kalganova T, Lambert C, Lipnitsakya N, Yatskevich Y. On evolution of relatively large combinational logic circuits. Proc. NASA/DoD Conf. Evolvable Hardware,Washington, DC, 2005.59－66.
    13 Walker JA, Miller JF. The Automatic Acquisition, Evolution and Reuse of Modules in Cartesian Genetic Programming. IEEE Transactions on Evolutionary Computation, 2008,12(4):397－41.
    Cited by
    Comments
    Comments
    分享到微博
    Submit
Get Citation

朱继祥,李元香.一种分解演化的电路自动设计方法①.计算机系统应用,2010,19(8):52-56

Copy
Share
Article Metrics
  • Abstract:1877
  • PDF: 2894
  • HTML: 0
  • Cited by: 0
History
  • Received:November 16,2009
  • Revised:December 22,2009
Article QR Code
Links:Journal of Software中国科学院软件研究所中国计算机学会中国科学院国家自然科学基金委员会
You are the first990513Visitors
Copyright: Institute of Software, Chinese Academy of Sciences Beijing ICP No. 05046678-3
Address：4# South Fourth Street, Zhongguancun,Haidian, Beijing,Postal Code：100190
Phone：010-62661041 Fax： Email：csa (a) iscas.ac.cn
Technical Support：Beijing Qinyun Technology Development Co., Ltd.

Beijing Public Network Security No. 11040202500063