Through the analysis of the mathematical model of 3*3 template based on FPGA platform, this paper uses VHDL hardware description language to design and implement median filtering algorithm. In the design, through improved algorithms and optimizing the structure, the rational use of hardware resources is made, with the internal parallelism in the algorithm effectively used. At the same time, the pipelining uses structural optimization algorithm and improves the processing speed.