In this paper, the design of an ARM + FPGA for network time synchronization server analysed the network time synchronization protocol. Researching use satellite clock solution to tame a network time server, tackled clock accuracy is not high and susceptible to interference characteristics, using PI regulator clock model Experimental results of the server can satisfy the power system synchronous timing of secondary equipment.