6 Luca B. A survey of design techniques for system-level dynamic power management. IEEE Transactions on VLSI Systems, 2000,8(3):299-316.
7 Paleologo GA, et al. Policy optimization for dynamic power management. SIGDA.Proc. of Design Automation Conference. New York: Academic Press, 1998.173-178.
8 Tajana S, Luca B, Peter G, Giovanni DM. Dynamic power management for portable system. Sigcomm. Proc. of the 6th Annual International Conference on Mobile Computing and Networking. New York: Academic Press, 2000.11-19.
9 Benini L, Hodgson R, Siegel L. System-Level power estimation and optimization. IEEE-SSCS. Proc. of the 1998 international Symposium on Low Power Electronics and Design. New York: ACM Press, 1998.173-178.
10 Lu YH, Simunic T, Giovanni DM. Software controlled power management. IEEE-CS.Proc. of the 7th International Workshop on Hardware Software codesign. USA: IEEE Computer Society Press, 1999.157-161.
11 Lu Y, Micheli GD. Adaptive hard disk power management on personal computers. IEEE Great Lakes Symposium on VLSI. USA: IEEE Computer Society Press, 1999.50-53.
12 吴琦.嵌入式操作系统功耗管理技术研究.成都:电子科技大学, 2006.
13 Govil K, chan E, Wasserman H. Comparing algorit-hms for dynamic speed-setting of a low-power CPU. SIGACT. International Conference on Mobile Computing and Networking. New York: ACM, 1995. 13-15.
14 Grunwald D, Levis P, Farkas KI, et al. Policies for dynamoic clock scheduling. In: SIGOPS. 4th Sympo-sium on Operating System Design and Implementa-tion. San Diego. Berkeley: USENIX Association, 2000.40-41.
15 Semiconductor F. MC9328MX1 i. MX Integrated Portable System Processor Reference Manual. 2003.189-193.