In large-scale, data-intensive application scenarios, the disadvantages of row storage access to data become increasingly prominent, which is gradually unable to meet the performance requirements for high-speed data access, and data needs more efficient transmission and processing methods. Therefore, it is of great significance to expand new memory access methods compatible with row and column access at the same time to improve access efficiency, reduce overall power consumption, and save memory space. This study focuses on dynamic random storage and non-volatile storage to introduce the column-oriented memory access method in detail, highlighting the analysis of the structural design for storage units and the implementation of the column-oriented memory access process. Finally, the two different ways of memory access are compared and summarized, and row- and column-oriented in-memory databases, data mining, data encryption algorithms, and the application scenarios of real-time systems are forecasted.
内存存储结构数据访问非易失性列向访问memorystorage structuredata accessnon-volatilitycolumn access国家自然科学基金(61773286)National Natural Science Foundation of China (61773286)概述
ReferencesGeorge G, Haas MR, Pentland ABig data and management201457232132610.5465/amj.2014.4002
George G, Haas MR, Pentland A. Big data and management. Academy of Management Journal, 2014, 57(2): 321–326.
et al. Store, schedule and switch — A new data delivery model in the big data era. 2013 15th International Conference on Transparent Optical Networks (ICTON). Cartagena: IEEE, 2013. 1–4.]]>
Goli-Malekabadi Z, Sargolzaei-Javan M, Akbari MKAn effective model for store and retrieve big health data in cloud computing2016132758210.1016/j.cmpb.2016.04.016
Goli-Malekabadi Z, Sargolzaei-Javan M, Akbari MK. An effective model for store and retrieve big health data in cloud computing. Computer Methods and Programs in Biomedicine, 2016, 132: 75–82.
Wulf WA, Mckee SAHitting the memory wall: Implications of the obvious1995231202410.1145/216585.216588
Wulf WA, Mckee SA. Hitting the memory wall: Implications of the obvious. SIGARCH Computer Architecture News, 1995, 23(1): 20–24.
et al. A scalable, low voltage, low cost SONOS memory technology for embedded NVM applications. 2013 5th IEEE International Memory Workshop. Monterey: IEEE, 2013. 199–202.]]>
et al. Design for ReRAM-based main-memory architectures. Proceedings of the International Symposium on Memory Systems. Washington: ACM, 2019. 342–350.]]>
Scheick LZ, Guertin SM, Swift GMAnalysis of radiation effects on individual DRAM cells20004762534253810.1109/23.903804
Scheick LZ, Guertin SM, Swift GM. Analysis of radiation effects on individual DRAM cells. IEEE Transactions on Nuclear Science, 2000, 47(6): 2534–2538.
李月, 王芳基于NVM的存储安全综述20184575360
李月, 王芳. 基于NVM的存储安全综述. 计算机科学, 2018, 45(7): 53–60.
Smith FJ, Yu RT, Lee I, et alA 64 Kbit MOS dynamic RAM with novel memory capacitor198015218418910.1109/JSSC.1980.1051361
Smith FJ, Yu RT, Lee I, et al. A 64 Kbit MOS dynamic RAM with novel memory capacitor. IEEE Journal of Solid-State Circuits, 1980, 15(2): 184–189.
et al. Gather-scatter DRAM: In DRAM-address translation to improve the spatial locality of non-unit strided accesses. Proceedings of the 48th International Symposium on Microarchitecture. Waikiki: ACM, 2015. 267–280.]]>
et al. Nonlinear array layouts for hierarchical memory systems. Proceedings of the 13th International Conference on Supercomputing. Rhodes: ACM, 1999. 444–453.]]>
Dahlgren F, Stenstrom PEvaluation of hardware-based stride and sequential prefetching in shared-memory multiprocessors19967438539810.1109/71.494633
Dahlgren F, Stenstrom P. Evaluation of hardware-based stride and sequential prefetching in shared-memory multiprocessors. IEEE Transactions on Parallel and Distributed Systems, 1996, 7(4): 385–398.
et al. Optimizing latency, energy, and reliability of 1T1R ReRAM through appropriate voltage settings. 2015 33rd IEEE International Conference on Computer Design (ICCD). New York: IEEE, 2015. 359–366.]]>
et al. Evaluating STT-RAM as an energy-efficient main memory alternative. 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). Austin: IEEE, 2013. 256–267.]]>
Strukov DB, Snider GS, Stewart DR, et alThe missing memristor found20084537191808310.1038/nature06932
Strukov DB, Snider GS, Stewart DR, et al. The missing memristor found. Nature, 2008, 453(7191): 80–83.
et al. Identifying opportunities for byte-addressable non-volatile memory in extreme-scale scientific applications. 2012 IEEE 26th International Parallel and Distributed Processing Symposium. Shanghai: IEEE, 2012. 945–956.]]>
et al. Overcoming the challenges of crossbar resistive memory architectures. 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA). Burlingame: IEEE, 2015. 476–488.]]>
Chi P, Li SC, Xu C, et alPRIME: A novel processing-in-memory architecture for neural network computation in ReRAM-based main memory2016443273910.1145/3007787.3001140
Chi P, Li SC, Xu C, et al. PRIME: A novel processing-in-memory architecture for neural network computation in ReRAM-based main memory. ACM SIGARCH Computer Architecture News, 2016, 44(3): 27–39.
Wong HSP, Lee HY, Yu SM, et alMetal-oxide RRAM201210061951197010.1109/JPROC.2012.2190369
Wong HSP, Lee HY, Yu SM, et al. Metal–oxide RRAM. Proceedings of the IEEE, 2012, 100(6): 1951–1970.
et al. Understanding the trade-offs in multi-level cell ReRAM memory design. 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC). Austin: IEEE, 2013. 1–6.]]>
et al. A stackable cross point phase change memory. 2009 IEEE International Electron Devices Meeting (IEDM). Baltimore: IEEE, 2009. 1–4.]]>
et al. Integration of 4F2 selector-less crossbar array 2 Mb ReRAM based on transition metal oxides for high density memory applications. 2012 Symposium on VLSI Technology (VLSIT). Honolulu: IEEE, 2012. 151–152.]]>
Talati N, Gupta S, Mane P, et alLogic design within memristive memories using Memristor-Aided loGIC (MAGIC)201615463565010.1109/TNANO.2016.2570248
Talati N, Gupta S, Mane P, et al. Logic design within memristive memories using Memristor-Aided loGIC (MAGIC). IEEE Transactions on Nanotechnology, 2016, 15(4): 635–650.
Chen AA review of emerging Non-Volatile Memory (NVM) technologies and applications2016125253810.1016/j.sse.2016.07.006
Chen A. A review of emerging non-volatile memory (NVM) technologies and applications. Solid-State Electronics, 2016, 125: 25–38.
et al. Design trade-offs for high density cross-point resistive memory. Proceedings of the 2012 ACM/IEEE International Symposium on Low Power Electronics and Design. Redondo Beach: ACM, 2012. 209–214.]]>
et al. RC-NVM: Enabling symmetric row and column memory accesses for in-memory databases. 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA). Vienna: IEEE, 2018.518–530.]]>
Chen Y, Zhang J, Xu YB, et alA ReRAM-based row-column-oriented memory architecture for convolutional neural networks2019E102. C758058410.1587/transele.2018CTS0001
Chen Y, Zhang J, Xu YB, et al. A ReRAM-based row-column-oriented memory architecture for convolutional neural networks. IEICE Transactions on Electronics, 2019, E102. C(7): 580–584.
Talati N, Ha H, Perach B, et alCONCEPT: A column-oriented memory controller for efficient memory and PIM operations in RRAM2019391334310.1109/MM.2018.2890033
Talati N, Ha H, Perach B, et al. CONCEPT: A column-oriented memory controller for efficient memory and PIM operations in RRAM. IEEE Micro, 2019, 39(1): 33–43.
Li S, Xiao N, Wang P, et alRC-NVM: Dual-addressing non-volatile memory architecture supporting both row and column memory accesses201968223925410.1109/TC.2018.2868368
Li S, Xiao N, Wang P, et al. RC-NVM: Dual-addressing non-volatile memory architecture supporting both row and column memory accesses. IEEE Transactions on Computers, 2019, 68(2): 239–254.